

## BACKGROUND OF THE INVENTION

The transistors 117 and 118 are connected through their bases to each other to provide a current mirror circuit. The collector of the transistor 117 is connected to the collector of the transistor 111 and further to the base of the transistor 115, and the collector of the transistor 118 is connected to the collector

of the transistor 112 and further to the base of the transistor 116. Moreover, a current equal to a current flowing in the transistor 117 flows in the transistor 118.

The outputting circuit 20 is composed of PNP bipolar transistors 203, 204, 222 and NPN bipolar transistors 219, 220, 221.

5       The bases of the transistors 203 and 204 are connected in common to the bases of the transistors 121, 122 and 102 of the differential amplification circuit 10. Moreover, the base of the transistor 219 is connected to the junction between the collector of the transistor 121 and the emitter of the transistor 116, and the collector of the transistor 219 is connected to the collector of the transistor 203.  
10       Still moreover, the emitter of the transistor 219 is grounded through a resistor 230 to make an emitter follower circuit. Yet moreover, the emitter of the transistor 220 is grounded to make an emitted grounded circuit. The collector of the transistor 221 is connected to the positive electrode side of the power supply, the emitter of the transistor 221 is connected to an output terminal OUT. In addition,  
15       the emitter of the transistor 222 is connected to the outputting terminal OUT, and the collector of the transistor 222 is connected to the negative electrode side of the power supply.

A description will be given hereinbelow of an operation of the above-described circuit arrangement.

20       In a case in which an input signal voltage inputted to the inverting input terminal IN- becomes higher than an input signal voltage inputted to the non-inverting input terminal IN+, a current flowing in the transistor 114 becomes larger than a current flowing in the transistor 113 and, hence, a base current of the transistor 112 becomes larger than a base current of the transistor 111 so that a  
25       current I2 fed from the transistor 122 flows in the transistor 112 more than in the transistor 111. However, since the currents flowing in the transistors 117 and 118 are equal to each other, a base current of the transistor 115 increases while a base current of the transistor 116 decreases.

Therefore, a current  $I_3'$  flowing in the transistor 116 decreases while a base current of the transistor 219 increases. Moreover, a base current of the transistor 220 increases while base currents of the transistors 221 and 222 decrease. Still moreover, the transistor 221 turns off while the transistor 222 turns on, so the logical level of the output terminal OUT becomes low.

In addition, in a case in which an input signal voltage inputted to the inverting input terminal IN- becomes lower than an input signal voltage inputted to the non-inverting input terminal IN+, a current flowing in the transistor 113 becomes larger than a current flowing in the transistor 114 and, hence, a base current of the transistor 111 becomes larger than a base current of the transistor 112, so a current  $I_2$  fed from the transistor 122 flows in the transistor 111 more than in the transistor 112. However, since the currents flowing in the transistors 117 and 118 are equal to each other, a base current of the transistor 116 increases while a base current of the transistor 115 decreases.

Therefore, the current  $I_3'$  flowing in the transistor 116 increases while the base current of the transistor 219 decreases. Moreover, the base current of the transistor 220 decreases while the base currents of the transistors 221 and 222 increase. Still moreover, the transistor 221 turns on while the transistor 222 turns off, so the logical level of the output terminal OUT becomes high.

In the case of a differential amplification circuit, the differential-amplification-possible input voltage range is referred to as an in-phase input voltage range. In the circuit shown in FIG. 8, when the power supply voltage is taken to be VCC, the emitter-collector voltage (voltage between the emitter and the collector) of the transistor 122 is taken as  $V_{sat}$  and the emitter-base forward-direction voltage of each of the transistors 111 to 114 is taken as  $V_f$  (so-called the emitter-base voltage), the upper limit of the in-phase input voltage range is given by  $VCC - 2V_f - V_{sat}$ .

In the operational amplification circuit shown in FIG. 8, although both the input signal voltages to be inputted to the inverting input terminal IN- and the

non-inverting input terminal IN+ are made to work within the in-phase input voltage range, both the input signal voltages inputted to the inverting input terminal IN- and the non-inverting input terminal IN+ can get out of the in-phase input voltage range due to an increase in the input signal voltage to be inputted to each of the inverting input terminal IN- and the non-inverting input terminal IN+ or a drop of the power supply voltage VCC.

In this case, the transistors 113 and 114 turn off and the transistors 111 and 112 also turn off. Accordingly, the current I2 does not flow in the transistors 111 and 112.

In addition, the transistor 115 turns on, and a current I1 fed from the transistor 121 flows into each of the bases of the transistors 117 and 118. Since equal currents flow into the transistors 117 and 118, the transistor 116 turns on and a base current of the transistor 116 flows in the collector of the transistor 118.

In the above-described operational amplification circuit, when the current amplification factors of the transistors 115, 116, 117 and 118 are taken as hFE15, hFE16, hFE17 and hFE18, the current I3' flowing in the emitter of the transistor 116 is given by the following equation (1).

$$\begin{aligned} I3' &= I1/hFE15 \cdot (1 - (1/hFE17 + 1/hFE18)) \cdot hFE18/hFE17 \cdot hFE16 \\ &= I1 \cdot (1 - \frac{1 + hFE17/hFE18}{hFE17}) \cdot \frac{hFE18}{hFE17} \cdot \frac{hFE16}{hFE15} \end{aligned} \quad \dots (1)$$

In general, in the equation (1), since hFE17 and hFE18 are approximately 100 to 200, assuming that  $(1 + hFE17/hFE18)/hFE17 \approx 0$  (approximately equal to 0), the current I3' flowing in the emitter of the transistor 116 is approximated to the equation (2).

$$I3' = I1 \cdot \frac{hFE18}{hFE17} \cdot \frac{hFE16}{hFE15} \quad \dots (2)$$

In the equation (2), in a case in which the pair compatibility between the transistors 115, 116 and between 117, 118 are high, the current amplification factors  $hFE_{15}$  and  $hFE_{16}$  of the transistors 115 and 116 are equal to each other and the current amplification factors  $hFE_{17}$  and  $hFE_{18}$  of the transistors 117 and 118 are equal to each other and, hence,  $I_3' = I_1$ . Moreover, if the pair compatibility between the multi-collectors of the transistor 121 is high,  $I_1 = I_3$ .

However, the relationship between  $I_3$  and  $I_3'$  becomes  $I_3 > I_3'$  or  $I_3 < I_3'$  depending upon the pair compatibility of the transistors 115, 116 and 117, 118 or the pair compatibility of the multi-collector of the transistor 121. Incidentally, in fact, the relationship does not show  $I_3 < I_3'$ , and venturing to say, the current drive ability of the transistor 116 is larger than  $I_3$ , and  $I_3 = I_3'$ . In the case of  $I_3 > I_3'$ , the transistor 219 turns on, the transistor 220 turns on, the transistor 221 turns off and the transistor 222 turns on, so the logical level of the output terminal OUT becomes low. On the other hand, in the case of  $I_3 = I_3'$ , the transistor 219 turns off, the transistor turns off, the transistor 221 turns on and the transistor 222 turns off, so the logical level of the output terminal OUT becomes high.

Accordingly, in a case in which there appears an input outside the aforesaid in-phase input voltage range, there is a problem in that the logical level of the output terminal OUT cannot be fixed to a desired level due to the pair compatibility of the transistors 115, 116 and 117, 118 or the pair compatibility of the multi-collector of the transistor 121.

In this case, although it is considered that a balance resistor is inserted into the emitters of the transistors 117 and 118 to deteriorate the balance on purpose for fixing the logical level of the output terminal OUT to a desired level, this creates a problem in that, for example, the offset performance deteriorates in a normal operation.

In addition, Fig. 9 shows a conventional overheat detecting circuit. The conventional overheat detecting circuit is provided with a PNP multi-collector

transistor 301, an NPN transistor 302, a temperature detecting diode 303, a comparator 304, a constant-voltage source 305 and a diode 306.

As illustrated, a base signal from an external circuit (not shown) is inputted to the base of the multi-collector transistor 301 and, in accordance with a voltage of this base signal, currents  $I_5$  and  $I_6$  (for example,  $10\ \mu\text{A}$ ) equal to each other flow in collectors designated at circled numerals 5 and 6. Moreover, the current  $I_5$  flows from the collector 5 into the transistor 302 while the current  $I_6$  flows from the collector 6 into the temperature detecting diode 303.

As indicated by  $V_F$  ( $10\ \mu\text{A}$ ) in FIG. 10, a forward-direction drop voltage  $V_F$  of the temperature detecting diode 303 lowers as the temperature rises and, conversely, it rises as the temperature drops.

Moreover, the forward-direction drop voltage  $V_F$  of the temperature detecting diode 303 is applied to an inverting input terminal – of the comparator 304, while a threshold voltage  $V_{th}$  is applied through the constant-voltage source 305 to a non-inverting input terminal + of the comparator 304.

In the circuit shown in FIG. 9, in a case in which the temperature is low and the voltage  $V_F$  applied to the inverting input terminal – of the comparator 304 is higher than the threshold voltage  $V_{th}$  applied to the non-inverting input terminal + of the comparator 304, a low-level signal is outputted from an output terminal of the comparator 304. Meanwhile, if, due to a rise of the temperature, the voltage  $V_F$  applied to the inverting input terminal – of the comparator 304 becomes lower than the threshold voltage  $V_{th}$  applied to the non-inverting input terminal + of the comparator 304, a high-level signal is outputted from the output terminal of the comparator 304.

On the other hand, as indicated by  $V_F$  ( $10\ \mu\text{A}$ ),  $V_F$  ( $20\ \mu\text{A}$ ) in FIG. 10, the forward-direction drop voltage  $V_F$  of the temperature detecting diode 303 becomes higher as the current flowing in the temperature detecting diode 303 becomes larger.

The circuit shown in FIG. 9 is made such that the detected temperature has a hysteresis by varying the current flowing in the temperature detecting diode 303. The transistor 302 and the diode 306 organizes a circuit whereby the detected temperature has the hysteresis.

5 In FIG. 9, when the forward-direction drop voltage  $V_F$  of the temperature detecting diode 303 becomes below the threshold voltage  $V_{th}$  with a rise of the temperature, the transistor 302 turns on in response to the high-level signal from the comparator 304, and the current  $I_6$  flowing in the collector 6 of the multi-collector transistor 301 flows into the transistor 302. That is, the current  $I_6$   
 10 (10  $\mu A$ ) from the collector 6 of the multi-collector transistor 301 flows in the temperature detecting diode 303.

Moreover, in a case in which the temperature is low and the forward-direction drop voltage  $V_F$  of the temperature detecting diode 303 exceeds the threshold voltage  $V_{th}$ , the transistor 302 turns off in response to the low-level  
 15 signal from the comparator 304, and the current  $I_6$  flowing in the collector 6 of the multi-collector transistor 301 flows through the diode 306 into the temperature detecting diode 303. That is, the current  $I_5$  from the collector 5 of the multi-collector transistor 301 and the current  $I_6$  from the collector 6 thereof (20  $\mu A$  in total) flows in the temperature detecting diode 303.

20 Thus, in a case in which the detected temperature is lower than a temperature  $T_1$  and in a case in which the detected temperature rises from the temperature  $T_1$  to a temperature  $T_2$ , the transistor 302 turns off, and the forward-direction drop voltage  $V_F$  of the temperature detecting diode 303 shows a characteristic indicated by  $V_F$  (20  $\mu A$ ) in FIG. 10. Conversely, in a case in  
 25 which the detected temperature is higher than the temperature  $T_2$  and in a case in which the detected temperature drops from  $T_2$  to  $T_1$ , the transistor 302 turns on, and the forward-direction drop voltage  $V_F$  of the temperature detecting diode 303 shows a characteristic indicated by  $V_F$  (10  $\mu A$ ) in FIG. 10.

As described above, the conventional overheat detecting circuit is designed to make the detected temperature have a hysteresis by varying the current flowing in the temperature detecting diode 303 through the use of the transistor 302 and the diode 306.

5           Furthermore, FIG. 11 shows an arrangement of a conventional comparison circuit. As illustrated, the comparison circuit is composed of resistors 401 to 403, an NPN transistor 404 and a comparator 405.

As illustrated, the resistors 401 to 403 are connected in series between a power supply VCC and the ground (GND), and a threshold voltage  $V_{th}$  obtained  
10           through the voltage division by the resistors 401 to 403 is applied to the inverting input terminal - of the comparator 405. In a case in which the voltage of an input signal inputted through an input terminal IN is higher than the threshold voltage  $V_{th}$ , a high-level signal is outputted from an output terminal of the comparator 405, and in a case in which the voltage of the input signal inputted through the  
15           input terminal IN is lower than the threshold voltage  $V_{th}$ , a low-level signal is outputted from the output terminal of the comparator 405.

Moreover, in the circuit shown in FIG. 11, the switching function of the transistor 404 varies the threshold voltage  $V_{th}$  serving as a reference voltage to make the comparison circuit have a hysteresis. That is, when the transistor 404  
20           falls into an off state, as shown in FIG. 12, the threshold voltage  $V_{th}$  becomes  $V_{thH}$ , and when the transistor 404 turns off, the threshold voltage  $V_{th}$  becomes  $V_{thL}$ .

Still moreover, as shown in FIG. 12, if the voltage at the input terminal IN becomes higher than the threshold voltage  $V_{thL}$  developing when the transistor  
25           404 is on, the voltage at the output terminal OUT becomes at a high level, and if the voltage at the input terminal IN becomes lower than the threshold voltage  $V_{thH}$  developing when the transistor 404 is off, the voltage at the output terminal OUT becomes at a low level.



As described above, in the conventional comparison circuit, the threshold voltage  $V_{th}$  obtained by the resistance division of the resistors 401 to 403 is applied to the inverting input terminal - of the comparator 405, and a hysteresis is developed by varying this threshold voltage  $V_{th}$  through the use of the switching of the transistor 404.

### SUMMARY OF THE INVENTION

The present invention has been developed with a view to eliminating these problems, and it is therefore an object of the invention to, irrespective of poor transistor pair compatibility, fix the output logical level to a desired level when an input signal voltage gets out of the in-phase input voltage range.

Another object of the present invention is to provide an overheat detecting circuit capable of making the detected temperature have a hysteresis without using a diode for varying the current flowing in the temperature detecting diode.

A further object of the present invention is to provide a comparison circuit having a hysteresis which is constructed through the use of a new arrangement.

For this purpose, an operational amplification circuit according to an aspect of the present invention comprises a current supply circuit (101) whereby, when a current is not supplied to a first input-stage transistor circuit (111, 113) and a second input-stage transistor circuit (112, 114), a current to be supplied to one of fifth and sixth transistors (115, 116) increases while a current to be supplied to the other transistor does not increase.

Accordingly, in a case in which input signal voltages to an inverting input terminal (IN-) and a non-inverting input terminal (IN+) get out of an in-phase input voltage range and the first and second input-stage transistor circuits (111, 113, 112, 114) turn off so that a current ( $I_2$ ) to be supplied thereto does not flow, the current to be supplied to one of the fifth and sixth transistors (115, 116) increases while the current to be supplied to the other does not vary, irrespective of poor pair compatibility between third and fourth transistors (117, 118) or

between the fifth and sixth transistors (115, 116), it is possible to fix the magnitude relationship between a current ( $I_3$ ) to be supplied to the sixth current supply transistor (116) and a current ( $I_3'$ ) flowing in the sixth current supply transistor, which allows the output logical level of an outputting circuit (20) to be  
5 fixed to (stabilized at) a desired level.

In this arrangement, according to a further aspect of the present invention, the aforesaid current supply circuit (101) comprises a multi-collector transistor which has a first collector connected to the first and second input-stage transistor circuits (111, 113, 112, 114), a second collector connected to one of the fifth and  
10 sixth transistors (115, 116) and a third collector connected to the other transistor (115, 116), and when the supply of a current from the first collector stops, a portion of a current flowing in an emitter thereof flows in the second collector.

Furthermore, in accordance with a further aspect of the present invention, there is provided an overheat detecting circuit comprising temperature detecting  
15 means (303) whose output voltage ( $V_F$ ) varies in accordance with a variation of temperature, threshold voltage generating means (305) for generating a predetermined threshold voltage, comparison means (304) for making a comparison between the output voltage ( $V_F$ ) of the temperature detecting means (303) and a threshold voltage ( $V_{th}$ ), a transistor (302) which turns on/off in  
20 accordance with a comparison result in the comparison means, and a multi-collector transistor (301) whose first collector is connected to the temperature detecting means (303) and second collector is connected to the transistor (302) so that a current is supplied through the first collector to the temperature detecting means (303) and a current is supplied through the second  
25 collector to the transistor (302) and which is made to, when the supply of the current through the second collector to the transistor (302) comes to a stop, increase the current flowing through the first collector into the temperature detecting means (303).

Thus, since the multi-collector transistor (301) is provided which, when the current from the second collector to the transistor (302) disappears, increases the current flowing through the first collector into the temperature detecting means, in the overheat detecting circuit which provides a hysteresis on the detected temperature, the detected temperature can show a hysteresis without the use of a diode (306) shown in FIG. 9 for varying the current flowing in the temperature detecting diode.

Still furthermore, in accordance with a further aspect of the present invention, there is provided a comparison circuit comprising threshold voltage generating means for generating a threshold voltage ( $V_{th}$ ) through resistance division between a plurality of resistors (401, 407), comparison means (405) for making a comparison between an input signal inputted through an input terminal and the threshold voltage ( $V_{th}$ ) generated from the threshold voltage generating means, a transistor (404) which turns on/off in accordance with a comparison result in the comparison means, and a multi-collector transistor (406) whose first collector is connected to the junction between the plurality of resistors (401, 407) and second collector is connected to the transistor (404) so that a current is supplied through the first collector to at least one of the plurality of resistors (401, 407) and a current is supplied through the second collector to the transistor (404) and which is made to, when the supply of the current through the second collector to the transistor (404) comes to a stop, increase the current flowing through the first collector to at least the one of the plurality of resistors (401, 407).

Thus, the multi-collector transistor (406) is provided which, when the supply of the current through the second collector to the transistor (404) comes to a stop, increase the current flowing through the first collector to at least the one of the plurality of resistors (401, 407), and this provides a new arrangement for the comparison circuit giving a hysteresis.

The reference numerals in parentheses attached to the respective means or members signify the corresponding relation with respect to the concrete means in an embodiment which will be described later.

5

#### BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and features of the present invention will become more readily apparent from the following detailed description of the preferred embodiments taken in conjunction with the accompanying drawings in which:

FIG. 1 is an illustration of an operational amplification circuit according to a first embodiment of the present invention;

FIG. 2 is an illustrative view showing an layout of a multi-collector transistor according to the first embodiment;

FIG. 3 is an illustrative view showing an layout of a multi-collector transistor according to a second embodiment of the present invention;

FIG. 4 is an illustration of an arrangement of an overheat detecting circuit according to a third embodiment of the present invention;

FIG. 5 is an illustration of a forward-direction drop voltage characteristic of a temperature detecting diode of the overheat detecting circuit according to the third embodiment;

FIG. 6 is an illustration of an arrangement of a comparison circuit according to a fourth embodiment of the present invention;

FIG. 7 is an illustration of a hysteresis characteristic of the comparison circuit according to the fourth embodiment;

FIG. 8 is an illustration of an arrangement of a conventional operational amplification circuit;

FIG. 9 is an illustration of an arrangement of a conventional overheat detecting circuit;

FIG. 10 is an illustration of a forward-direction drop voltage characteristic of a temperature detecting diode of the conventional overheat detecting circuit;

FIG. 11 is an illustration of an arrangement of a conventional comparison circuit; and

FIG. 12 is an illustration of a hysteresis characteristic of the conventional comparison circuit.

5

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention will be described hereinbelow with reference to the drawings.

(First Embodiment)

10        FIG. 1 is an illustration of an arrangement of an operational amplification circuit according to a first embodiment of the present invention. As compared with the operational amplification circuit shown in FIG. 8, a transistor 101 is provided in place of the transistors 121 and 122. The other arrangement is the same as that in FIG. 8.

15        The transistor 101 has four collectors designated at circled numerals 1 to 4, and the collector 1 is connected to an emitter of a transistor 116, the collector 2 is connected to emitters of transistors 111 and 112, and the collector 3 is connected to an emitter of a transistor 115. The collector 4 is grounded and is not put to use.

20        FIG. 2 is an illustrative view showing an layout of the transistor 101. As illustrated, in the transistor 101, two cells 21 and 22 are provided with respect to a common base 11. In the cell 21, the two collectors 1 and 2 are formed in a paired condition with respect to one emitter 31, and in the cell 22, the two collectors 3 and 4 are formed in a paired condition with respect to one emitter 32.  
25        The emitter 31 in the cell 21 and the emitter 32 in the cell 22 are connected through pattern wiring in an IC chip.

With this arrangement, a constant current flows from each of the collectors 1 to 4 in accordance with a voltage of a common base signal to be applied to the base of the transistor 101. In this case, if a current does not flow in one of the

paired collectors, a current flowing in the other collector increases. For example, if a collector current does not flow from the collector 2, a portion of the current from the emitter 31 which makes a current flow into the collector 2 flows into the collector 1 paired with the collector 2 so that the collector current of the collector 1 increases. The inventors have confirms that, although depending upon a transistor manufacturing process or a size of an element, the collector current in the collector 1 increases approximately 1.5 times.

In the operational amplification circuit shown in FIG. 1, a common base signal from an external circuit (not shown) is inputted to each of the bases of the transistors 101 and 102, and a constant current is outputted from each collector in accordance with a voltage of this common base signal. Accordingly, an operation to be conducted when the input signals inputted to the inverting input terminal IN- and the non-inverting input terminal IN+ are in the in-phase input voltage range is basically the same as that of the arrangement shown in FIG. 8, and in a case in which an input voltage to the inverting input terminal IN- is higher than an input voltage to the non-inverting input terminal IN+, the logical level of the output terminal OUT becomes low, and when the input voltage to the inverting input terminal IN- is lower than the input voltage to the non-inverting input terminal IN+, the logical level of the output terminal OUT becomes high.

Secondly, a description will be given hereinbelow of an operation to be conducted when an input signal exceeding an in-phase input voltage is inputted to both the non-inverting input terminal IN+ and the inverting input terminal IN-.

When an input signal exceeding an in-phase input voltage is inputted to both the non-inverting input terminal IN+ and the inverting input terminal IN-, transistors 113 and 114 turn off while transistors 111 and 112 turn off.

Therefore, a current I2 from the collector 2 of the transistor 101 does not flow in the transistors 111 and 112. In this case, a collector current I3 in the collector 1 of the transistor 101 increases. In this connection, the collector currents in the collectors 3 and 4 constituting the cell 22 do not vary.

Meanwhile, for fixing the logical level of the output terminal OUT to a low level irrespective of poor pair compatibility between the transistors 115 and 116 and between the transistors 117 and 118, there is a need to turn on a transistor 219.

5 When the current amplification factor of the transistor 219 is taken as  $hFE_{19}$  and a current to be supplied from the collector of a transistor 203 is taken as  $I_4$ , a condition that the transistor 219 enters an on state is expressed as the following equation (3).

$$10 \quad I_3 > I_3' + I_4/hFE_{19} \quad \dots (3)$$

In the equation (3), assuming that  $I_4/hFE_{19} \approx 0$  (is approximately equal to) 0 and using the aforesaid equation (2), the condition that the transistor 219 turns on is expressed as the following equation (4).

$$15 \quad I_3 > I_1 \cdot \frac{hFE_{18}}{hFE_{17}} \cdot \frac{hFE_{16}}{hFE_{15}} \quad \dots (4)$$

On the other hand, in a case in which the collector current does not flow from the collector 2, since the collector current of the collector 1 increases approximately 1.5 times as mentioned above, the relationship between the current  $I_3$  flowing in the collector 1 and the current  $I_1$  flowing in the collector 3 is expressed as the following equation (5).

$$20 \quad I_3 \approx I_1 \cdot 1.5 \quad \dots (5)$$

25 Accordingly, the relationship expressed as the following equation (6) is derived from the equations (4) and (5).

$$\frac{I_3}{I_1} \approx 1.5 > \frac{hFE_{18}}{hFE_{17}} \cdot \frac{hFE_{16}}{hFE_{15}} \quad \dots (6)$$

As seen from the equation (6), the tolerance of the pair compatibility between the transistors 115, 116 and between the transistors 117, 118 depends upon the ratio of the current  $I_1$  and the current  $I_3$ . That is, in a case in which the pair compatibility between the current amplification factors  $hFE_{15}$  and  $hFE_{16}$  of the transistors 115 and 116 and the current amplification factors  $hFE_{17}$  and  $hFE_{18}$  of the transistors 117 and 118 are poor, when the respective current amplification factors  $hFE_{15}$  to  $hFE_{18}$  are within an allowable range satisfying the condition expressed by the equation (6), even if both the input signal voltages to be inputted to the inverting input terminal  $IN^-$  and the non-inverting input terminal  $IN^+$  get out of the in-phase input voltage range, it is possible to surely turn on the transistor 219, thereby fixing the logical level of an output signal from the output terminal  $OUT$  to a low level.

Incidentally, in general, in a case in which the transistors are arranged in a state paired, the dispersion of the current amplification factors can be suppressed to be below 5% and it is easy to satisfy the condition of the equation (6).

(Second Embodiment)

In the above-described first embodiment, the logical level of an output signal from the output terminal  $OUT$  is set at a low level when both the input signal voltages to be inputted to the inverting input terminal  $IN^-$  and the non-inverting input terminal  $IN^+$  get out of the in-phase input voltage range. On the other hand, according to the second embodiment, the logical level of an output signal from the output terminal  $OUT$  is set to a high level.

FIG. 3 is an illustrative view showing a layout of a multi-collector transistor 101 according to the second embodiment of the present invention. As illustrated, the transistor 101 is arranged such that two cells 21 and 22 are provided with respect to one common base 11. In the cell 21, two collectors paired, designated at circled numerals 3 and 2, are formed with respect to one



emitter 31, and in the cell 22, two collectors paired, designated at circled numerals 1 and 4, are formed with respect to one emitter 22. The emitter 31 in the cell 21 and the emitter 32 in the cell 22 are connected through pattern wiring in an IC chip.

5 In FIG. 3, by stopping a flow of the collector current from the collector 2, a portion of the current from the emitter 31 which makes a current flow in the collector 2 flows into the collector 3 paired with the collector 2 and, in consequence, the collector current of the collector 3 increases.

Accordingly, both the input signal voltages to be inputted to the inverting  
10 input terminal IN- and the non-inverting input terminal IN+ get out of the in-phase input voltage range and all the transistors 111 to 114 fall into an off state, and when a flow of a current I2 from the collector 2 of the transistor 101 stops, an current I1 from the collector 3 of the transistor 101 increases. In this case, the collector currents of the collectors 1 and 4 constituting the cell 22 do not vary.

15 Meanwhile, for fixing the logical level of the output terminal OUT to a high level irrespective of poor pair compatibility between the transistors 115 and 116 or between the transistors 117 and 118, there is a need to turn off a transistor 219.

When the current amplification factor of the transistor 219 is taken as  
20 hFE19 and a current to be supplied from the collector of the transistor 203 is taken as I4, a condition that the transistor 219 enters an off state is expressed as the following equation (7).

$$I3 < I3' + I4/hFE19 \quad \text{..... (7)}$$

25

In the equation (7), assuming that  $I4/hFE19 \approx$  (is approximately equal to) 0 and using the aforesaid equation (2), the condition that the transistor 219 turns off is expressed as the following equation (8).

$$I_3 < I_1 \cdot \frac{h_{FE18}}{h_{FE17}} \cdot \frac{h_{FE16}}{h_{FE15}} \quad \dots (8)$$

On the other hand, in a case in which the collector current does not flow from the collector 2, since the collector current of the collector 3 increases approximately 1.5 times as mentioned above, the relationship between the current  $I_3$  flowing in the collector 1 and the current  $I_1$  flowing in the collector 3 is expressed as the following equation (9).

$$I_3 \approx I_1 \cdot 1/1.5 \quad \dots (9)$$

Accordingly, the relationship expressed as the following equation (10) is derived from the equations (8) and (9).

$$\frac{I_3}{I_1} \approx 0.67 < \frac{h_{FE18}}{h_{FE17}} \cdot \frac{h_{FE16}}{h_{FE15}} \quad \dots (10)$$

As seen from the equation (10), the tolerance of the pair compatibility between the transistors 115, 116 and between the transistors 117, 118 depends upon the ratio of the current  $I_1$  and the current  $I_3$ . That is, in a case in which the pair compatibility between the current amplification factors  $h_{FE15}$  and  $h_{FE16}$  of the transistors 115 and 116 and the current amplification factors  $h_{FE17}$  and  $h_{FE18}$  of the transistors 117 and 118 are poor, when the respective current amplification factors  $h_{FE15}$  to  $h_{FE18}$  are within an allowable range satisfying the condition of the equation (10), even if both the input signal voltages to be inputted to the inverting input terminal IN- and the non-inverting input terminal IN+ get out of the in-phase input voltage range, it is possible to surely turn off the transistor 219, thereby fixing the logical level of an output signal from the output terminal OUT to a high level.

(Third Embodiment)

The third embodiment of the present invention is the same as the above-described first and second embodiments in the employment of a phenomenon in which, in a multi-collector arrangement, when a flow of a current in one collector stops, a current in the other collector increases.

5           Although in the above-described first and second embodiments a multi-collector transistor is provided which includes a cell in which two collectors paired are formed with respect to one emitter and the phenomenon that, when a current does not flow in one collector, a current flowing in the other collector increases is applied to an operational amplification circuit, in this embodiment this  
10           phenomenon is applied to an overheat detecting circuit.

          FIG. 4 is an illustration of an arrangement of an overheat detecting circuit according to this embodiment. The parts which are the same as those in FIG. 9 are marked with the same reference numerals, and the description thereof will be omitted for brevity and will be given of only the difference therefrom. In the  
15           overheat detecting circuit shown in FIG. 4, the diode 306 is not provided as compared with the circuit shown in FIG. 9.

          In FIG. 4, in a case in which, with a rise in temperature, the forward-direction drop voltage  $V_F$  of a temperature detecting diode 303 becomes below a threshold voltage  $V_{th}$ , a transistor 302 turns on in response to a high-level  
20           signal from a comparator 304, and a current  $I_6$  (10  $\mu A$ ) flowing in a collector 6 (circled) of a multi-collector transistor 301 flows through the transistor 302 and a current  $I_5$  (10  $\mu A$ ) from a collector 5 (circled) of the multi-collector transistor 301 flows through the temperature detecting diode 303.

          On the other hand, if the temperature is low and the forward-direction drop  
25           voltage  $V_F$  of the temperature detecting diode 303 exceeds the threshold voltage  $V_{th}$ , since the transistor 302 turns off in response to a low-level signal from the comparator 304, the current from the collector 6 serving as one collector of the multi-collector transistor 301 to the transistor 302 comes to a stop. The current

flowing in the collector 5 serving as the other collector of the multi-collector transistor 301 increases.

According to the experiments by the inventors, when a current does not flow in one of paired collectors of a multi-collector transistor, the current flowing  
5 in the other collector increases approximately 1.5 times. Accordingly, when the transistor 302 falls into an off state, the current flowing in the temperature detecting diode 303 increases from 10  $\mu\text{A}$  to 15  $\mu\text{A}$ .

That is, as shown in FIG. 5, in a case in which the detected temperature is lower than a temperature  $T_1$  and the detected temperature rises from  $T_1$  to  $T_2$ , the  
10 transistor 302 turns off, and the forward-direction drop voltage  $V_F$  shows a characteristic indicated by  $V_F$  (15  $\mu\text{A}$ ). Conversely, in a case in which the detected temperature is higher than the temperature  $T_2$  and the detected temperature lowers from  $T_2$  to  $T_1$ , the transistor 302 turns on, so the forward-direction drop voltage  $V_F$  shows a characteristic indicated by  $V_F$  (10  
15  $\mu\text{A}$ ).

Thus, in the overheat detecting circuit shown in FIG. 4, in the multi-collector transistor having a cell in which two connectors are formed in a state paired with respect to one emitter, the detected temperature has a hysteresis owing to the employment of the phenomenon that, when no current flows in one  
20 of the collectors, the current flowing in the other collector increases.

As mentioned above, in the overheat detecting circuit comprising the temperature detecting diode 303 whose forward-direction drop voltage  $V_F$  varies in accordance with a variation of temperature, the constant-voltage source 305 for generating a predetermined threshold voltage  $V_{th}$  and a comparator for making a  
25 comparison between the forward-direction drop voltage  $V_F$  of the temperature detecting diode 303 and the threshold voltage  $V_{th}$ , a transistor 302 is provided which turns on/off in accordance with a comparison result of the comparator 304 and the multi-collector transistor 301 is further provided which is made such that its first collector is connected to the temperature detecting means 303 and its

second collector is connected to the transistor 302 so that a current is supplied through the first collector to the temperature detecting means 303 and a current is supplied through the second collector to the transistor 302, wherein, when the supply of the current through the second collector to the transistor 302 comes to a stop, an increase of the current flowing through the first collector in the temperature detecting means 303 takes place. Therefore, in the overheat detecting circuit which provides a hysteresis on the detected temperature, the detected temperature can show a hysteresis without the use of a diode 306 shown in FIG. 9 for varying the current flowing in the temperature detecting diode 303.

10 (Fourth Embodiment)

Although in the above-described first and second embodiments a multi-collector transistor which includes a cell in which two collectors paired are formed with respect to one emitter and which shows the phenomenon that, when a current does not flow in one collector, a current flowing in the other collector increases is applied to an operational amplification circuit, this embodiment applies this phenomenon in a comparison circuit.

FIG. 6 is an illustration of an arrangement of a comparison circuit according to this embodiment. As shown in FIG. 6, the comparison circuit is composed of resistors 401, 407, an NPN transistor 404, a comparator 405 and a PNP multi-collector transistor 406.

As illustrated, the resistors 401 and 407 are connected in series between a power supply VCC and the ground (GND). Moreover, a threshold voltage  $V_{th}$  developing through the resistance division of the resistors 401 and 407 is applied to an inverting input terminal - of the comparator 405. When the voltage of an input signal inputted through an input terminal IN is higher than the threshold voltage  $V_{th}$ , a high-level signal is outputted from an output terminal of the comparator 405, and if the voltage of the input signal inputted through the input terminal IN is lower than the threshold voltage  $V_{th}$ , a low-level signal is outputted from the output terminal of the comparator 405.

In addition, as illustrated, a base signal from an external circuit (not shown) is inputted to the base of the multi-collector transistor 406 and equal currents (each  $10\ \mu\text{A}$ ) flow in the collector 1 (circled) and the collector 2 (circled) in accordance with the voltage of this base signal. Moreover, a current flows from the collector 2 into the transistor 404, while a current flows from the collector 1 into the resistor 407.

Still additionally, in the circuit shown in FIG. 6, the current flowing in the collector 2 of the multi-collector transistor 406 is varied by switching the transistor 404 so that the comparison circuit produces a hysteresis.

That is, when the transistor 404 turns on, a current ( $10\ \mu\text{A}$ ) flows from the collector 2 of the multi-collector transistor 406 into the transistor 404, and a current ( $10\ \mu\text{A}$ ) flows from the collector 1 of the multi-collector transistor 406 into the resistor 407. On the other hand, if the transistor 404 turns off, the current from the collector 1 of the multi-collector transistor 406 disappears in the transistor 404 and, hence, the current flowing from the collector 2 of the multi-collector transistor 406 to the resistor 407 increases approximately 1.5 times so that the threshold voltage  $V_{th}$  rises.

That is, as shown in FIG. 7, when the transistor 404 turns off, the threshold voltage  $V_{th}$  becomes  $V_{thH}$ , and when the transistor 404 turns on, the threshold  $V_{th}$  becomes  $V_{thL}$ .

Thus, in the multi-collector transistor having a cell in which two collectors paired are provided with respect to one emitter, through the use of the phenomenon that, when no current flows in one collector, the current flowing in the other collector increases, a hysteresis develops therein.

As mentioned above, the comparison circuit comprises threshold voltage generating means for generating a threshold voltage  $V_{th}$  by means of the resistance division between the resistors 401 and 407) and the comparator 405 for making a comparison between an input signal inputted through an input terminal and the threshold voltage  $V_{th}$ , and further comprises a transistor 404 which turns

on/off in accordance with a comparison result in the comparator 405, and a multi-collector transistor 406 whose first collector is connected to the junction between the resistors 401, 407 and second collector is connected to the transistor 404 so that a current is supplied through the first collector to the resistor 407 and a  
5 current is supplied through the second collector to the transistor 404 and which is made to, when the supply of the current through the second collector to the transistor 404 comes to a stop, increase the current flowing through the first collector to the resistor 407. This provides a new arrangement as a comparison circuit developing a hysteresis.

10 (Other Embodiments)

Although in the above-described first embodiment the transistor 101 is constructed as a multi-collector transistor having four collectors 1 to 4, it is also appropriate that a multi-collector transistor having collectors 1 and 2 and a transistor having a collector 3 are provided and the bases of the respective  
15 transistors are connected to each other. Moreover, it is also appropriate that, as the transistor 101 according to the second embodiment, a multi-collector transistor having collectors 2 and 3 and a transistor having a collector 1 are provided and the bases of the respective transistors are connected to each other.

Still moreover, although the current supply circuit is equipped with the  
20 multi-collector transistor 101, other arrangements are also acceptable provided that, when difficulty is encountered in supplying the current  $I_2$ , one of the current  $I_3$  and the current  $I_1$  increases while the other does not vary.

It should be understood that the present invention is not limited to the above-described embodiments, and that it is intended to cover all changes and  
25 modifications of the embodiments of the invention herein which do not constitute departures from the spirit and scope of the invention.